DC performance and the variability of -type silicon-on-insulator dopant-segregated FinFETs with different silicide thickness ( sili ) are analyzed. DC parameters including threshold voltage, low-field-mobility-related coefficient, and parasitic resistance are extracted from -function method for the comparison of DC performance and variability, and the correlation analysis. All the devices show similar subthreshold characteristics, but the devices with thicker sili have greater threshold voltages. The devices with thicker sili suffer from the DC performance degradation and its greater variations because the Schottky barrier height at the NiSi/Si interface increases and fluctuates greatly. This effect is validated by greater threshold voltages, larger parasitic resistances, and high correlations among all the DC parameters for the thicker sili . The devices with thicker sili also have higher low-frequency noise because of larger parasitic resistances and their correlated mobility degradations. Therefore, the device with relatively thin sili is expected to have better DC performance and variability concerns.
Introduction
Silicon-on-insulator (SOI) MOSFETs maintain short channel immunity successfully due to the absence of substrate leakage current [1] . SOI-based devices having fin-shaped [2] , ultra-thin-body [3] , or gate-all-around [4] channel regions attain great scalability without short channel degradation. Meanwhile, dopant-segregated SOI MOSFETs have been considered as one of the promising candidates due to their several advantages over the planar bulk MOSFETs: low Schottky barrier height (SBH) at the silicide/semiconductor interface, possibility of low-temperature process, and nearabrupt junction formation [5] [6] [7] [8] [9] . Not only MOSFETs but also tunneling FETs also utilize abrupt doping profile to enhance the band-to-band tunneling transport at the source/channel junction [10, 11] . Two-step annealing process during silicidation was suggested to decrease the lateral excursion of silicide into the channel region [12] . The influence of NiPt thickness prior to silicidation on the DC performance of SOI MOSFETs has been studied [13] . Increasing the NiPt thickness increased the contact resistance due to the decreased interfacial area between silicide and semiconductor but decreased the variations of sheet resistance due to its full silicidation. In this regard, it is necessary to analyze both DC performance and its variability in the perspective of the silicidation for the nanoscale dopant-segregated SOI MOSFETs.
Thus, DC performance and variations of SOI FinFETs with different silicide thickness ( sili ) were investigated. Then, the variability sources inducing the drain current ( ds ) variations were studied using the correlation analysis. Lowfrequency noise was also measured for the detailed analysis of the devices with different sili .
Materials and Methods
(100) undoped SOI with 140-nm-thick buried oxide (BOX) and 20-nm-thick top Si region was prepared. BOX overetching process was performed to define omega-shaped fin structure as shown in Figure 1 (b) of [13] . After the formation of gate stack (HfO 2 , TiN, amorphous-Si), Arsenic dopants were implanted at extension regions to reduce the underlap resistance. After defining nitride spacer regions with the spacer length ( sp ) of 20 nm, low-energy implantation and annealing at 1070 ∘ C and 1.5 s were done for the source/drain (S/D) regions. Different from [13] where the NiPt with different thickness of 5 or 10 nm was deposited, the same 10-nm-thick NiPt (4% Pt) was deposited and annealed under two-step rapid thermal process (RTP) conditions to remove the unreacted NiPt in the middle. Instead, different RTP temperature and time conditions were used to form the NiSi with different sili of 8 and 10 nm. Otherwise, all the measured devices have the equivalent number of fins ( fin ) of 2, fin width ( fin ) of 40 nm, fin height ( fin ) of 20 nm, extension length ( ext ) of 80 nm, and gate length ( ) of 40 nm. The detailed process flow and device geometry are shown in [13] . All the devices have the active regions with equivalent size and structure, so the differences of DC performances and the variations are induced mostly by different sili . Figure 1 shows the possible variability sources of the S/D regions. Uneven NiSi/Si interface [14] and random dopant fluctuation (RDF) [15, 16] can also fluctuate the contact resistivity and thus induce the DC performance variations. Different NiSi/Si contact area by different sili would also affect the DC performance and variations because typical transfer lengths, defined as the distances that carriers below the contact travel before entering into the contact, of SOI devices are in the order of 100 nm [17, 18] , which is longer than ext . Different RTP conditions involved with different sili can vary the device performance by statistical piping effect [19] or lateral encroachment of NiSi into the S/D extension regions [20] . To understand DC performance and its variations for different sili , their transfer characteristics were measured using Keithley 4200 semiconductor characterization system, whereas low-frequency noise was measured using HP 89410A vector signal analyzer. Figure S1 . on are extracted at the gate overdrive voltage ( gs − th CCM ) of 1.0 V, where th CCM is the threshold voltage ( th ) extracted from constant current method (CCM) at th = eff / ⋅ 10 −7 A ( eff = fin ⋅(2 fin + fin )). The devices with sili of 8 nm have smaller on for all fin . But the difference of on between two different sili is smaller for greater fin because the ratio of the NiSi/Si contact area between two different sili decreases. Additionally, raised S/D structure would be beneficial to improve the DC performance by increasing the NiSi/Si contact area. But for raised S/D structure, likewise, thicker sili also decreases the contact area, increases the contact resistance, and thus degrades the DC performance [21] .
Results and Discussion

DC Performance and Variations at
Several parameters from the transfer characteristics are extracted to analyze the DC performance variations: th , lowfield-mobility-related coefficient ( 0 ), and parasitic resistance ( sd ). th values are extracted using CCM or -function method [16, 22] . th CCM is measured at th = eff / ⋅10 −8 A, whereas th from -function method ( th ) is extracted from the -axis intercept of the linearly extrapolated curve as shown in Figure 3 .
The simple and general expression of ds at low ds in the strong inversion regime is given by
where 0 is defined as eff ⋅ ox ⋅ eff / ( eff is effective mobility and ox is oxide capacitance). -function is simply expressed as
According to (2) , -function is linear in the strong inversion regime if 0 or eff does not depend on gs . In other words, the -function does not satisfy the linearity condition if the devices suffer from surface roughness scattering greatly [22] . Another assumption is that ds ⋅ sd is almost invariant to gs and smaller than ds in the strong inversion regime, which is satisfied in this study. Almost all the measured devices also meet the linearity condition at ds of 0.05 V (Figure 3 )
Advances in Condensed Matter Physics because all the devices have omega-shaped structure with ultra-thin fin channel, which induces volume inversion and thus attenuates the surface roughness scattering. Figure 4 shows th , 0 , and sd of the measured devices at ds of 0.01, 0.02, 0.03, 0.04, and 0.05 V extracted fromfunction method. Average 0 and sd are independent of ds , whereas th increases slightly as ds increases. th includes the band-bending by gate voltage as well as the body-effect expressed by /2 ⋅ ds , where is the body-effect coefficient ( is simply approximated as 1 for fully depleted devices), thus showing a slight increase of th with the slope of ds /2 as ds increases [23] . The devices with sili of 8 nm show greater 0 and smaller sd due to greater NiSi/Si contact area.
The devices with sili of 10 nm have greater variations of th , 0 , and sd (Figure 4 
DC Performance Variability Analysis.
To investigate why the devices with sili of 10 nm suffer from smaller DC performance and greater variations, correlation analysis of on with off-state currents ( off ), th , 0 , and sd is done in Figure 5 . Spearman's correlation is used to calculate the correlation coefficient ( ) [15] . off values are ds at gs of 0.0 V, whereas all the on values are extracted at the gate overdrive voltage ( gs − th ) of 0.8 V ( on ) to neglect the th effect [24] . Since all the devices have similar SS and no gate-induced drain leakages, off is mostly determined by th ( = −0.781 and −0.907 for sili of 8 and 10 nm, resp.). Due to these perspectives, therefore, a slight correlation between on and off along with th is expected.
Nonetheless, there are correlations between off , th , and on for sili of 10 nm (left of Figure 5 ). In addition, th for sili of 10 nm is correlated with 0 ( = −0.530) and sd ( = 0.491), whereas th for sili of 8 nm is independent of 0 ( = −0.077) and sd ( = 0.200) at all different ds .
0 is also correlated with sd for sili of 10 nm ( = −0.581), whereas the correlation is small for sili of 8 nm ( = −0.162).
These high correlations among all the DC parameters ( off , th , 0 , sd ) and on for sili of 10 nm are related to the high SBH at the NiSi/Si interface. Higher SBH for thicker sili is expected due to greater lateral encroachment of NiSi into the S/D extension regions [19, 25] . Greater th CCM (or th ) and larger sd for sili of 10 nm are the indicatives of higher SBH according to equation (2) in [26] and higher contact resistivity [27] , respectively. Higher SBH for thicker sili requires much band-bending for the carrier injection from source (related with off and th ) and impedes carrier flow under operation (related with 0 , sd , and thus on ) [28] . For the low-SBH devices, the SBH variations induce the on-state performance variations, not the th variations [26] . Therefore, the th variations for sili of 8 nm are dominantly induced by other variability sources (gate work function (WF) variation [24] , RDF [15] , and interface traps [29] ) except the SBH. And that is why th for sili of 8 nm is not correlated with 0 , sd , and on .
Greater variations of all the DC parameters for sili of 10 nm can also explain the increased SBH and its variations. The sd variations for SOI FinFETs are dominantly affected by NiSi/Si contact resistance [20, 27] . The NiSi/Si interface consists of NiSi crystal grains having different WF and surface roughness [14] . The extension regions suffer from RDF [15] along with the WF variations, having different SBH at each of NiSi crystal grains and also for each of the devices. And this induces the SBH variations greatly for sili of 10 nm due to smaller contact area. Figure 6 shows the relative contributions to the on variations with respect to the DC parameters each. When the DC parameters are correlated with each other, the contributions to the variations of on for the correlated portion are calculated using the correlation coefficient, sensitivity (the slope of scatter plots in Figure 5 ), and standard deviations [24] . All the correlated portions are presented as the shaded area. All the three DC parameters are correlated with each other and the 0 variations affect the on variations greatly for sili of 10 nm, whereas they are independent and the sd variations affect the on variations greatly for sili of 8 nm.
Low-Frequency Noise
Analysis. Low-frequency noise was measured at ds of 0.05 V and at the overdrive voltage ( ov = gs − th CCM ) of 0.3 V (Figure 7 ). Frequency range was from 1 to 1000 Hz, and the 10 devices each with sili of 8 and 10 nm, closest to the average ds , were measured. All the results follow the 1/ trend except at the frequency near 1 Hz where Lorentzian-type noise plateau is observed due to the smallarea devices. The devices with sili of 10 nm have greater average ds for all the frequency range. Figure 8 shows ds normalized by ds 2 of the devices with different sili at ov from 0.1 to 0.6 V in steps of 0.1 V measured at 10 Hz. In case of ov from 0.3 to 0.6 V, the normalized ds values are almost independent of ov , where the noise induced by sd ( sd ) is dominant to the device [30] . The noise within the channel ( ch ) is from the Si/SiO 2 interface and the channel itself, whereas sd is from the S/D contact at NiSi/Si interface. But the quality of Si/SiO 2 interface is almost similar for all the devices because the only difference is RTP, performed under low temperature around 300∼450 ∘ C [13, 19, 20, 31, 32] enough not to induce the Si/SiO 2 interface damage. In spite of that, the devices with sili of 10 nm have greater ch because high SBH close to the lightly doped extension region decreases 0 (related to eff ) which is correlated with sd . Greater ch for sili of 10 nm is also explained by the lateral encroachment of NiSi into the S/D extension regions. More lateral encroachment of NiSi for thicker sili induces higher SBH, which impedes the carrier flow and decreases the channel length [33] . These physical phenomena increase ch according to equation (3) of [30] ; thus the greater ch for sili of 10 nm is obtained ( Figure 8) . As a result, the devices with sili of 10 nm have greater normalized ds for all ov .
Conclusions
DC performance and variability of the dopant-segregated SOI FinFETs with different sili are analyzed in terms of the DC parameters extracted from -function method and Spearman correlation, respectively. Thicker sili degrades DC performance by decreasing on and ,max and fluctuates th , 0 , sd , and on greatly because the SBH increases greatly and varies along with WF variation and RDF at the S/D region. In addition, the devices with sili of 10 nm suffer from large lowfrequency noise due to high SBH, which is caused by greater lateral encroachment of NiSi into the S/D extension regions and related to greater variations and correlations of th , 0 , sd , and on . Therefore, the device with relatively thin sili is promising to improve DC performance and minimize the variation.
This variability study would be helpful to design nanoscale devices having a few dopants and small contact area because the SBH values and variations of the devices depend on sili greatly.
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Supplementary materials contain one figure ( Figure S1 ). Figure S1 : on-state resistance ( on ) as a function of fin width ( fin ) for different sili of 8 and 10 nm. The number of fins ( fin ) for each device is 20. As fin increases from 40 to 80 nm, the difference of on between two different sili decreases from 36 to 23%. (Supplementary Materials) 
